The effects of negative bias temperature instability (NBTI) on the performance of a CMOS inverter have been investigated by means of both simulation and experimental methods. The simulation of NBTI effects on CMOS inverter has been done by shifting the pFET V tho BSIM parameter. The results show that NBTI shifts the inverter transfer curve, reduces the low noise margin and current consumption but increases the high noise margin. A good agreement between simulation and experimental results has been obtained. Therefore, it can be assumed that the effect of NBTI on CMOS circuits can be mainly predicted by shifting the V tho pFET parameter.
Introduction
The impact of negative bias temperature Instability (NBTI) on MOS devices and circuits is one of the most critical issues of present CMOS reliability problems, which can limit the IC dimensions reduction. It is mainly accepted that NBTI is ascribed to the formation of Si/SiO 2 interface states and the oxide positive charge [1] . Regarding to this problem, the dominating work has been concentrated on discrete transistor parameter shift, rather than on circuit performance. At device level, it has been demonstrated that NBTI effect on pFET is manifested in increasing the threshold voltage (V tho ). Therefore the drive current is reduced [2] . The NBTI effect on static and dynamic stress has been also reported. These investigations show that the voltage threshold shift (∆V th ) under dynamic stress is almost half of DC case, due to the recovery properties of NBTI [3] . At circuit level, the NBTI effects have not been deeply investigated. However, some works have pointed out that NBTI provoke a signal noise margin (SNM) reduction on SRAM cell [4] and a frequency reduction in case of CMOS ring oscillator [5] .
In order to improve the understanding of the effects on digital circuits during the design phase, SPICE reliability models of wearout mechanisms are required. In this paper, the impact of NBTI on the performance of CMOS inverter has been modelled and verified experimentally. Specifically, the impact of NBTI in the voltage transfer curve, noise margin and current consumption has been analyzed.
Experimental
The samples under test correspond to pFET with aspect ratio 2 µm/0.13 µm and CMOS inverters with aspect ratios of 3 µm/0.13 µm and 6 µm/0.13 µm, for the nFET and pFET, respectively. 
Results

Getting ∆V th in a single pFET
The starting point of the experiment consists of measuring the ∆V th due to NBTI on a single pFET. In Fig. 2 the ∆V th time dependence is shown. A power law dependence with slope 1/6 has been obtained experimentally, according the theoretical prediction [1] . This time dependence behaviour has been included in an SPICE simulator with the purpose of predicting the effects of NBTI on CMOS inverter. In order to do that, the pFET and nFET have been modelled with BSIM3 model [6] and a shift on the V tho parameter of pFET has been included according with the data set obtained in Fig. 2 . 
Impact on VTC
Once the voltage threshold shift in a single pFET has been obtained, the inverter VTC for different stress time has been simulated and measured. In order to quantify the VTC shift, the maximum gain point shift (∆V M ) of VTC is considered as a reference.
The theoretical relationship between ∆V M and the inverter pFET ∆V th is given by (1) where µ denote the carrier mobility and W/L the transistor aspect ratio. The subindex N and P denote the nFET and pFET channel, respectively. The CMOS inverter under test has been designed in order to achieve the maximum gain point at V DD /2, thus
Forcing this condition, the ratio between ∆V th and ∆V M is given by (2) In Fig.3 the measured VTC for different stress times are plotted. As it has been expected theoretically, the NBTI provokes a VTC shift to the left, which indicates the increasing of voltage threshold of the pFET transistor. Fig. 4 shows the experimental and simulation results of the ∆V M versus stress time. As it can observed, the simulation data predict correctly the measurement behaviour. It is observed that ∆V M increases with the time stress with a power law dependence. Moreover, if both ∆V M and ∆V th are compared, a similar power law dependence, with exponent of 1/6 is achieved.
Therefore, ∆V M is half of ∆V th , which is predicted theoretically by [2] . 
Impact on noise margin
The robustness of a CMOS inverter can be expressed in terms of immunity to noise.
The most common way to express this immunity is the noise margin. Two types of noise margin can be differentiated; low noise margin (NML) and high noise margin (NMH), which correspond with the minimum noise level signal to switch the CMOS inverter from low to high and from high to low, respectively. The NML and NMH are defined by (3) where V IL , V OL , V OH , V IH are obtained when the slope of VTC equals −1 (Fig. 3) . Ideally, noise margin should be symmetrical and as large as possible. Using the LEVEL1
MOSFET model the noise margin has been obtained analytically (see Appendix A).
The inverter transfer curves measured and simulated have been processed in order to evaluate the impact of NBTI on NML and NMH and compared with the analytical solution. Fig. 5 shows the NMH and NML against the stress time. It is interesting to observe that NMH and NML have a different stress time evolution; the NMH increases with the stress time whereas the NML is reduced. In both cases, the simulation results fit the measurement results. It is also interesting to note that similar trend are obtained analytically, by shifting the voltage threshold following the power law corresponding to Usually, it is accepted that the noise margin is defined by the minimum value between NML and NMH. Taking this approach our results show that NBTI reduces the noise margin, since NML is decreased. However, it should be pointed out that NMH increases with NBTI.
Power consumption
Finally, the current consumption of CMOS inverter has been analysed. In Fig. 6 the CMOS current consumption versus the voltage input, which has been namely as short circuit current (I SC ) consumption, is plotted for different stress times. In Fig. 7 , the measured and simulated maximum short circuit current shift (∆ ISCmax ) versus stress are shown. In order to quantify the drain current (I D ) reduction, the maximum short circuit current shift has been used. In Fig. 7 , the measured and simulated maximum current shift against the stress time is shown. It is observed a reduction about 100 µA after 1650s, and a power law dependence of 0.2. 
Conclusions
In this paper the impact of NBTI on CMOS inverter has been simulated and experimentally analyzed. The simulation of NBTI effects on CMOS inverter has been done by shifting the pFET V tho BSIM parameter. The results show that NBTI provokes a shift in the VTC to the right side, reduces the low noise margin but increases the high noise margin. Also it has been observed that NBTI reduces the current consumption.
Moreover, a good matching between simulations, experimental and analytical results have been obtained. Therefore, NBTI effects on CMOS inverter circuits can be mainly predicted by shifting the V tho parameter of pFET.
